CSCI 210: Computer Architecture

Lecture 20: Clocks, Latches and Flip-Flops

Stephen Checkoway

Oberlin College

Nov. 17, 2021

Slides from Cynthia Taylor

Announcements

Problem Set 6 due Friday

Lab 5 due a week from Sunday

- Women & Non-binary in CS lunch
 - Wednesday, 12:15pm


Office Hours Friday 13:30–14:30

S-R Latch


• Set: $Q_t = 1$ $\overline{Q}_t = 0$

• Reset: $Q_t = 0$ $\overline{Q}_t = 1$


• Otherwise: $Q_t = Q_{t-1}$ $\overline{Q}_t = \overline{Q}_{t-1}$




We can also build S-R latches out of NAND gates




The logic is inverted: set and reset are 0-triggered




The logic is inverted: set and reset are 0-triggered



S = 0, R = 0 is the invalid combination



When S and R are released (brought to 1) simultaneously, it's astable



Clock



- Oscillates between 1 and 0 with a fixed period
 - 0 to 1 transition is a rising edge
 - 1 to 0 transition is a falling edge
 - Time between two rising (or falling) edges is one cycle
- Used to control when values change

Clocked S-R Latch






Figure 3-23. A clocked SR latch.

Only changes state when the clock is asserted




Clocked D-Latch



- S-R latch, but now there is a single input, D, ANDed with the clock
- Now impossible to have both inputs set to 1

Which Column Completes the Truth Table?




С	D	Q
1	1	
1	0	

Α	В	С	D
1	1	0	1
1	0	1	Q_{prev}

E. None of the above

Which Column Completes the Truth Table?




С	D	Q
0	1	
0	0	

Α	В	С	D
0	1	1	Q_{prev}
0	0	Q_{prev}	Q_{prev}

E. None of the above


Clocked D-Latch




Latch is "open" when clock is asserted

Set to value of D when open, previous value when closed

Clocked D-Latch




D Flip-Flop




Two D-Latches, with the clock negated to the second latch

The value of Q can change




- A. Any time the clock is 1.
- B. Any time the clock is 0.
- C. When the clock changes from 1 to 0.
- D. When the clock changes from 0 to 1.
- E. None of the above

D-flip-flop: Falling Edge Trigger




Edge-triggering



 All changes to state happen at one point in the clock cycle (either rising edge, or falling edge).

 (This is an unusual clock with a 75% duty cycle—it's on 75% of the time—most clocks have a 50% duty cycle)

Memory




Can save the results of combinational logic (think the ALU)


• Registers are (multi-bit) flip-flops!

Registers

• Each 32-bit register will consist of 32 1-bit D-flip-flops




Register File




 Set of registers that can be written/read by supplying a register number

Read Function



Write Function



What will happen if we read and write to a register in the same clock cycle?

A. The read will get the previous value

B. The read will get the just written value

C. It is ambiguous

D. None of the above

Reading

Next lecture: Floating Point

-4.4

Problem Set 6 due Friday